# Relaxed Persist Ordering Using Strand Persistency

**Vaibhav Gogte,** William Wang<sup>\$</sup>, Stephan Diestelhorst<sup>\$</sup>, Peter M. Chen, Satish Narayanasamy, Thomas F. Wenisch



ISCA 2020





## **Promise of persistent memory (PM)**











## **Promise of persistent memory (PM)**



**Non-volatility** 



#### Intel Announces New Optane DC Persistent Memory \*

By Joel Hruska on May 31, 2018 at 8:15 am | 1 Comment

*"Optane DC Persistent Memory will be offered in packages of up to 512GB per stick."* 

"... expanding memory per CPU socket to as much as 3TB."

\* Source: www.extremetech.com



## **Promise of persistent memory (PM)**



#### Intel Announces New Optane DC Persistent Memory \*

By Joel Hruska on May 31, 2018 at 8:15 am | 1 Comment

*"Optane DC Persistent Memory will be offered in packages of up to 512GB per stick."* 

*"… expanding memory per CPU socket to as much as 3TB."* 

\* Source: www.extremetech.com

Byte-addressable, load-store interface to durable storage









# **Persistent memory system**









Recovery can inspect PM data-structures to restore system to a consistent state



#### Intel x86 primitives





#### Intel x86 primitives

Sta = x

St b = y



















Hardware systems provide primitives to express *persist* order to PM



St A = 1; CLWB (A) St B = 2; CLWB (B) St C = 3; CLWB (C)



rm



St A = 1; CLWB (A) St B = 2; CLWB (B) St C = 3; CLWB (C)

- St A = 1; CLWB (A) **SFENCE** St B = 2; CLWB (B)
- St C = 3; CLWB (C)







St A = 1; CLWB (A) St B = 2; CLWB (B) St C = 3; CLWB (C)

- St A = 1; CLWB (A)
  - SFENCE
- St B = 2; CLWB (B)
- St C = 3; CLWB (C)

- St A = 1 ; CLWB (A)
- St C = 3; CLWB (C) SFENCE
- St B = 2; CLWB (B)









St A = 1; CLWB (A) St B = 2; CLWB (B) St C = 3; CLWB (C) St A = 1; CLWB (A)

#### SFENCE

- St B = 2; CLWB (B)
- St C = 3; CLWB (C)

- St A = 1 ; CLWB (A)
- St C = 3; CLWB (C) SFENCE
- St B = 2; CLWB (B)







Primitives in existing hardware systems overconstrain PM accesses



# Contributions

- Our proposal: StrandWeaver
  - Builds strand persistency model in hardware
  - Specifies precise persist ordering constraints
- Comprises primitives: PersistBarrier, NewStrand, and JoinStrand
  - Can encode an arbitrary DAG
- Map language-level persistency models to ISA level primitives
  - Leverage hw primitives to build persistency models efficiently



# Contributions

- Our proposal: StrandWeaver
  - Builds strand persistency model in hardware
  - Specifies precise persist ordering constraints
- Comprises primitives: PersistBarrier, NewStrand, and JoinStrand
  - Can encode an arbitrary DAG
- Map language-level persistency models to ISA level primitives
  - Leverage hw primitives to build persistency models efficiently

StrandWeaver results in 1.45x (avg.) speedup over Intel x86



## Outline

- Contributions
- Example: Failure atomicity
- Existing hardware vs. strand persistency model
- Our proposal: StrandWeaver
- Evaluation





#### Failure atomicity:

Which group of stores persist atomically?







#### Failure atomicity:

Which group of stores persist atomically?



Failure atomicity limits state that recovery can observe after failure





# **Undo logging for failure atomicity**





# **Undo logging for failure atomicity**



Undo logging steps ordered to ensure failure atomicity



# **Undo logging for failure atomicity**



Undo logging steps ordered to ensure failure atomicity





## Hardware imposes stricter constraints

**Ideal ordering** 

**SFENCE ordering** 

Store(y,2)





## Hardware imposes stricter constraints



Store(y,2)



## Hardware imposes stricter constraints





### **StrandWeaver: Hardware Strand Persistency Model**

High-level languages

Failure atomicity for language-level persistency models

Compiler

Logging impl. that map to hardware primitives

Hardware ISA

ISA primitives: PersistBarrier, NewStrand, JoinStrand



### **StrandWeaver: Hardware Strand Persistency Model**

High-level languages

Failure atomicity for language-level persistency models

Compiler

Logging impl. that map to hardware primitives

Hardware ISA

ISA primitives: PersistBarrier, NewStrand, JoinStrand





• Provides primitives to express precise persist order

**Orders** persists within a thread ← *PersistBarrier* 

Persist B

Persist A



Strand 1





• Provides primitives to express precise persist order







• Provides primitives to express precise persist order







• Provides primitives to express precise persist order







# **StrandWeaver architecture**





35



# **StrandWeaver architecture**



#### Persist queue

- Manages ongoing StrandWeaver primitives
- Orders CLWBs separated by JoinStrand







# **StrandWeaver architecture**



#### Persist queue

- Manages ongoing StrandWeaver primitives
- Orders CLWBs separated by JoinStrand

- Issues CLWBs and flushes dirty cache lines
- Ensures CLWBs on diff. strands are concurrent
- Monitors coherence reqs. for inter-thread order



# **Running example**

#### **Persist Queue**





# **Running example**

#### **Persist Queue**





# **Running example**

#### **Persist Queue**





# **Running example**

#### **Persist Queue**





# **Running example**

#### **Persist Queue**





# **Running example**

#### **Persist Queue**





# **Running example**

#### **Persist Queue**





# **Running example**

#### **Persist Queue**





# **Running example**

#### **Persist Queue**







### **StrandWeaver: From ISA to high-level language**

High-level languages Fa

Failure atomicity for language-level persistency models







## Logging using StrandWeaver primitives

atomic\_begin()
 x = 1;
 y = 2;
atomic\_end()

 $Log(L_x, x)$  $CLWB(L_x)$ **PersistBarrier** Store(x,1)NewStrand  $Log(L_v, y)$  $CLWB(L_v)$ **PersistBarrier** Store(y,2) JoinStrand





## Logging using StrandWeaver primitives

atomic\_begin() x = 1; y = 2; atomic\_end()

 $Log(L_x, x)$  $CLWB(L_x)$ **PersistBarrier** Store(x,1) NewStrand  $Log(L_v, y)$  $CLWB(L_v)$ **PersistBarrier** Store(y,2)

JoinStrand







Logging using StrandWeaver primitives

atomic\_begin() x = 1; y = 2; atomic end()

 $Log(L_x, x)$  $CLWB(L_x)$ PersistBarrier Store(x,1)NewStrand  $Log(L_v, y)$  $CLWB(L_v)$ PersistBarrier Store(y,2) JoinStrand







### **StrandWeaver: From ISA to high-level language**

High-level languages

Failure atomicity for language-level persistency models

Compiler

Logging impl. that map to hardware primitives

Hardware ISA

ISA primitives: PersistBarrier, NewStrand, JoinStrand



### **High-level language implementations**

L1.lock(); x -= 100: y += 100; L2.lock(); a -= 100; b += 100; L2.unlock(); L1.unlock();

ATLAS [Chakrabarti14]

• Failure-atomic outermost critical sections



### **High-level language implementations**

L1.lock(); x -= 100; y += 100; L2.lock(); a -= 100; b += 100; L2.unlock(); L1.unlock();

ATLAS [Chakrabarti14]

• Failure-atomic outermost critical sections

Coupled-SFR [Gogte18]

• Failure-atomic synchronization-free regions

#### Decoupled-SFR [Gogte18]

• Failure-atomic synchronization-free regions



### **High-level language implementations**



ATLAS [Chakrabarti14]

• Failure-atomic outermost critical sections

Coupled-SFR [Gogte18]

• Failure-atomic synchronization-free regions

Decoupled-SFR [Gogte18]

• Failure-atomic synchronization-free regions



# Methodology

- Gem5 simulator
- Micro-benchmarks:
  - Queue: insert/delete entries in a queue
  - Hashmap: update values in persistent hash table
  - Array swaps: random swaps of array elements
  - **RBTree**: insert/delete entries in red-black tree
  - **TPCC:** new order transaction from TPCC
- Benchmarks:
  - **N-Store** [Arulraj15]: persistent KV-Store benchmark

### **Performance comparison with Intel x86**



StrandWeaver achieves avg. speedup of 1.5x compared to the baseline

### **Performance comparison with Intel x86**



StrandWeaver achieves avg. speedup of 1.2x over HOPS

### **Performance comparison with Intel x86**



StrandWeaver performance is within 4% of non-atomic design





# Conclusion

- Strand persistency to precisely order persists
- Three primitives: PersistBarrier, NewStrand and JoinStrand
  - Work together to relax ordering constraints in undo logging
- Evaluation using language-level persistency models
- Performance improvement of 1.45x average over Intel x86

# Relaxed Persist Ordering Using Strand Persistency

**Vaibhav Gogte,** William Wang<sup>\$</sup>, Stephan Diestelhorst<sup>\$</sup>, Peter M. Chen, Satish Narayanasamy, Thomas F. Wenisch



ISCA 2020

